Abstract
The Time-to-Digital Converter (TDC) is widely used for precise time interval measurements and play a critical role in Time-of-Flight (ToF) applications. In this paper, we present the design of a 64-channel leading-edge and trailing-edge TDC based on a Field-Programmable Gate Array (FPGA). This TDC is implemented on a Xilinx Kintex-7 XC7K410T-2FFG900I FPGA and consists of modules including a coarse counter, pulse generator, tapped delay line, decomposition encoder, and calibrator. To better evaluate its performance, we designed a multi-channel hardware verification board. According to laboratory test results, the timing precision has a root mean square (RMS) value of 6.69 ps, and a least significant bit (LSB) of 2.99 ps. The experimental results confirm that our TDC design achieves excellent timing precision.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.