Abstract
A multi-level logic circuit can be modeled as a Boolean network where each node in this network has a Boolean function represented by a SOP form equation and each edge represents a signal connection. It is possible to obtain a multi-level circuit from either the HDL representation of a design or by applying logic restructuring operations on a two-level circuit representation.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
