Abstract

This paper describes a verification technique that 1) enables a designer to verify properties of a partial design where some parts have not yet been completed, 2) yields a number of verification conditions growing linearly with the size of the design description. The technique was developed as part of work aimed at providing high-level tools for specification, verification, analysis, and synthesis of circuit descriptions written in a design language calledSynchronized Transitions [18]. The verification is supported by the mechanical theorem proverlp [5, 10].

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.