Abstract

To solve two increasingly problematic issues, namely crosstalk interferences and wire power consumption, in a Network-on-Chip (NoC), Power-aware and Reliable Encoding Schemes Supported reconfigurable Network-on-Chip (PRESSNoC) is proposed. It includes a novel reconfigurable NoC design, four data encoding strategies, and an intelligent REasoning And Learning (REAL) framework for encoding strategy selection. Instead of pre-integrating all encoding strategies into a NoC at design time, REAL can configure PRESSNoC with an appropriate encoding method at run-time. Compared to baseline NoCs that use a fixed encoding method, the average benefit to overhead ratio of the PRESSNoC is greater by 88%, 39%, and 277%, at the interference, application, and system levels, respectively. Experiments show that at the same overheads of performance and hardware resources PRESSNoC induces a higher probability toward the reduction of crosstalk interferences and dynamic power consumption.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.