Abstract
In this paper, we present a layer assignment method under high-performance multi-chip module environments. In contrast with treating global routing and layer assignment separately, our method assigns nets to layers while considering preferable global routing topologies simultaneously. We take transmission line effects into account to avoid noise in high-speed electronics packages besides the conventional optimization goal such as routability or performance. The problem is formulated as a quadratic Boolean programming problem and an algorithm is presented to solve the problem after linearization. The proposed method is applied to a set of benchmark circuits to demonstrate the effectiveness.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of High Speed Electronics and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
