Abstract
As lateral dimensions shrink in high density circuits, metal and dielectric film thickness are not scaled down at the same pace. This leads to several technological challenges in multilevel interconnects. This article focuses on some of them: contact and via fill processes, options in intermetal dielectrics, and planarization issues. Also, a short outlook on innovative interconnect architecture and novel materials is given.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
