Abstract
Island-style monolithic three-dimensional (M3D) CMOS- nanoelectromechanical (CMOS-NEM) reconfigurable logic (RL) circuits are experimentally demonstrated showing the full operation of the island-style RL: single-tile and tile-to-tile operation. For the fabrication of M3D CMOS-NEM RL circuits, 65-nm CMOS baseline process was used, in which copper NEM memory switches are integrated over the CMOS logic circuits by using dual damascene process. It is predicted that our proposed M3D CMOS-NEM RL circuits will exhibit $4.6 \times$ higher chip density, $2.3 \times$ higher operation frequency and $9.3 \times$ lower power consumption than CMOS-only ones (tri-state buffer case) for tile-to-tile operation.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.