Abstract
The work presents a novel perforated channel field-effect transistor (PC-FET) design that reduces the power losses and significantly improves the efficiency of power electronics systems. The improvement is achieved by making use of a strong current spreading effect in the source-gate and gate-drain spacing and by lateral/vertical profiling of the channel under the gate. The reduction of the switch on-resistance and output capacitance reduces the conversion loss in the power switch by more than a factor of 2.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
