Abstract
The performance of novel polycrystalline silicon based High Voltage Thin Film Transistors (HV-TFT) have been investigated through the use of two dimensional device simulation programs. The advantages associated with use of a Semi Insulating Polysilicon (SIPOS) film between the gate and the drain in a polysilicon HV-TFT is demonstrated for the first time in this paper. The performance of a typical SIPOS HV-TFT is compared with a metal field plate HV-TFT (FP HV-TFT) through the use of two dimensional numerical device simulations. It is shown that the SIPOS film improves the breakdown voltage of the device.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Elsevier Studies in Applied Electromagnetics in Materials
Paper Title
Journal
Date
