Abstract
The performance of novel polycrystalline silicon based High Voltage Thin Film Transistors (HV-TFT) have been investigated through the use of two dimensional device simulation programs. The advantages associated with use of a Semi Insulating Polysilicon (SIPOS) film between the gate and the drain in a polysilicon HV-TFT is demonstrated for the first time in this paper. The performance of a typical SIPOS HV-TFT is compared with a metal field plate HV-TFT (FP HV-TFT) through the use of two dimensional numerical device simulations. It is shown that the SIPOS film improves the breakdown voltage of the device.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Elsevier Studies in Applied Electromagnetics in Materials
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.