Abstract
This paper describes the forwarded clock amplifier (FCA), phase interpolator (PI) and training algorithm used in receiver clocking of QuickPath Interconnect™ (QPI) in Intel® Core™ micro-processor, implemented in 45nm and 32nm process technologies. QPI is used for communication among processors/chipsets and delivers up to 25.6GB/s BW per port at 6.4GT/s. The FCA has a built in duty cycle corrector (DCC). Two PIs were used for each receiver lane to generate clocks to capture odd and even data independently. The novel training and retraining algorithm trains each PI for its corresponding data eye eliminating the need for any duty cycle correction of the PI output while maximizing the eye margin.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
