Abstract
Silicon MESFETs in silicon-on-sapphire SOS technology were studied and a comparison was made between simulated and measured I- V characteristics of normally-off transistors. The comparisons have shown that the effective conducting-channel depth is only 40% of the actual Si film thickness. A novel simulation approach to compensate for the lack of free carriers close to the sapphire interface is described. Results from measured transistors is presented together with simulated behavior, and also a comparison between simulated and experimental complementary MESFET (CMES) inverter behavior is done. The influence of interface defects on subthreshold current is also discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.