Abstract
It is shown by DC analysis that NAND and NOR CMOS logic circuits can be replaced by equivalent CMOS inverters. The threshold voltage depends on the number and position of active inputs. It is further shown that the optimum geometry ratio of PMOS and NMOS transistors depends also on the number of inputs.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have