Abstract
This letter explores the inductance of interconnections including through-silicon vias (TSVs) and redistribution layers (RDLs) in 3-D stacked-chip packaging. It is described that the common summing method of partial inductances will result in some deviations from the full inductance. Then, the inductances of TSVs and RDLs are, respectively, calculated and are verified by a commercial electromagnetic simulator. The modified formulas are proposed for the more accurate full inductance model, which is derived from different design physical parameters of the interconnections. The side effect of a general summing method can be reduced a lot by our proposed analytical model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
