Abstract
In order to be able to change the functionality of filters and other data acquisition algorithms after their installation, it has been common for years to utilize reconfigurable field-programmable gate arrays (FPGAs) for data filtering and data forwarding. This paper presents a framework built to take advantage of an enhanced reconfiguration technology called dynamic partial reconfiguration (DPR). It is shown how this framework is designed and how it can be used to get a quick and easy access to DPR. Current case study measurements are presented and a short outlook illustrates how DPR could help to significantly increase the changeability of FPGAs regarding typical data acquisition applications and algorithms, which could finally lead to a better capacity utilization of FPGAs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
