Abstract
The computation of multiplication in memory is a promising approach to reduce latency and improve the energy efficiency of intelligence edge processors. However, the multiplication operation in the analog domain is associated with complex peripheral circuits and low accuracy. In this letter, an static random-access memory (SRAM) array with embedded low area cost arithmetic and logic units is proposed, which realizes high-speed and high-precision multi-bit multiplication. The calculation delay is as low as 164 ps. The maximum integral non-linearity (INL) is only 0.340 least significant bit, which is 1/16 of that of analog domain multiplication.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
