Abstract
The Complementary Metal-Oxide-Semiconductor (CMOS) device is a very desirable form of technology for space use despite the low tolerance to radiation exhibited by current commercial samples. It is thus important to establish hardness engineering methods for systems employing these devices. It is necessary to deploy a wide variety of design methods to prolong the life of many present-day CMOS circuits. An original ranking scheme for various forms of CMOS technology is proposed, as are design rules for the layout of the spacecraft equipment platforms and of circuit elements within equipment boxes. Limitation of the electrical stress cycles applied to devices is shown to prolong life greatly. The addition of deadweight shielding is treated as a last resort. Design rules and formulae are emerging which enable the spacecraft designer to minimise added weight and maximise the life of the space vehicle.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
