Abstract
The widespread use of the Internet of things (IoT) in different aspects of an individual’s life like banking, wireless intelligent devices and smartphones has led to new security and performance challenges under restricted resources. The Elliptic Curve Digital Signature Algorithm (ECDSA) is the most suitable choice for the environments due to the smaller size of the encryption key and changeable security related parameters. However, major performance metrics such as area, power, latency and throughput are still customisable and based on the design requirements of the device.
 The present paper puts forward an enhancement for the throughput performance metric by proposing a more efficient design for the hardware implementation of ECDSA. The design raised the throughput to 0.08207 Mbit/s, leading to an increase of 6.95% from the existing design. It also includes the design and implementation of the Universal Asynchronous Receiver Transmitter (UART) module. The present work is based on a 163-bit key-size over Koblitz curve k-163 and secure hash function SHA-1. A serial module for the underlying modular layer, high-speed architecture of Koblitz point addition and Koblitz point multiplication have been considered in this work, in addition to utilising the carry-save-multiplier, modular adder-subtractor and Extended Euclidean module for ECDSA protocols. All modules are designed using VHDL and implemented on the platform Virtex5 xc5vlx155t-3ff1738. Signature generation requires 0.55360ms, while its validation consumes 1.10947288ms. Thus, the total time required to complete both processes is equal to 1.66ms and the maximum frequency is approximately 83.477MHZ, consuming a power of 99mW with the efficiency approaching 3.39 * 10-6.
Highlights
There is a dramatically increasing high demand to achieve security objectives due to the growing use of the Internet of things (IoT) in all aspects of daily life, such as commerce and bank transactions (1), (2)
The results show that smaller parameters are a good choice for the Elliptic Curve Digital Signature Algorithm (ECDSA) processor with low storage and low power
Synthesis results The proposed ECDSA processor implementation is more suitable for applications requiring lowbandwidth communication environment. It is based on three components: Universal Asynchronous Receiver Transmitter (UART) consisting of receiver, transmitter and clock-divider and cryptographic hash function SHA-1, in addition to ECDSA-Core-unit
Summary
There is a dramatically increasing high demand to achieve security objectives due to the growing use of the Internet of things (IoT) in all aspects of daily life, such as commerce and bank transactions (1), (2). Both processes work at a frequency operation of 100MHz. The second one takes 0.615ms with 8773 slices for signature generation and 0.672ms with 9967 slices for verification. Signature generation and validation process in this work is consumed at 1.5ms at maximum frequency of 107MHZ with consumption power approximately of 105.7mW.
Sign-in/Register to view highlights & summary Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
