Abstract
This paper presents the realization of multiple-valued flip-flops (MVFF) using Pass Transistor logic. Realization of MVFF has been discussed by many authors. The existing techniques are mainly extensions of binary flip-flops, based on CMOS or TTL logic. We propose here, two different design techniques for MVFF realized by pass transistors, which can be a promising alternative to static CMOS for deep sub-micron design. We have introduced a novel circuit consisting of multiple valued pass transistors which we call 'logical sum circuit'. This particular circuit is used as the elementary design component for our second approach in MVFF design. Our proposed MVFF circuits can be attractive for its inherent lesser power and component demands in comparison with existing techniques using MOS or TTL logic.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
