Abstract

This article describes the modelling and implementation of two different variants of direct frequency synthesizer, and evaluation of the performance of the finished design, in terms of memory and speed efficiency. The frequency synthesizer requirement comes from our complex radio transmission system design. The research activity has been focused on finding an optimal balance between simplicity, speed and memory consumption. The modelling was done in MATLAB environment in floating-point and fixed-point arithmetic, and the actual design was implemented and synthesized using the Xilinx ISE suite. The output has been connected to our customized radio front-end built on the Texas Instruments TRF2443 chip. The front-end output signal has been captured and compared with simulation results.

Highlights

  • With improvements in the performance of FPGA (FieldProgrammable Gate Array) devices, it becomes important to implement the basic radio system parts in a digital domain

  • Multiple parts of the radio system can be implemented in a single chip, thereby enhancing the overall efficiency in hardware design

  • The theoretical part of the paper is dedicated to the precise description of the synthesizer transformation into the fixed point arithmetic

Read more

Summary

Introduction

With improvements in the performance of FPGA (FieldProgrammable Gate Array) devices, it becomes important to implement the basic radio system parts in a digital domain. This enhances circuit design simplicity and offers numerous opportunities for the later modification of the entire system into specific real-world scenarios. Multiple parts of the radio system can be implemented in a single chip, thereby enhancing the overall efficiency in hardware design. As a part of complex radio transmission system design, we have implemented a direct quadrature frequency synthesizer in VHDL language for the Xilinx. The practical part describes the implementation of the designed synthesizer circuit structure in VHDL language

Direct Frequency Synthesizer Model
Circuit Structure
VHDL Implementation and ISim Simulation
The TX Path Circuit Structure
Results
Conclusion
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.