Abstract
The new emergent memristor can provide non-volatile memory storage, but also an intrinsic computation for matrix-vector multiplication, ideal for low-power, high-speed data analysis accelerators carried out in memory. Several memristor models have been investigated up to now. Although, a compact model needs to be flexible, general, and sufficiently accurate. In this paper, a comparative analysis of a proposed Verilog-A and SPICE memristor models is discussed, in order to elaborate an appropriate model for implementation in CMOSbased circuit applications. An analysis of a Verilog-A memristor model is discussed in order to check the model behavior in ITIR OxRRAM configuration and validating the comparison at circuit level. Two cases are considered using this cell either as a PROM or as an EEPROM. Hence, this analysis generated using Spectre circuit simulator. Our simulation results carry the desired nonlinear memristor fingerprint, and the applicability to fit and simulate different switching behaviors. These results are verified by both electrical and experimental characterization data.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
