Abstract
With the increased device integration density in advanced semiconductor technologies, the layout-dependent effects (LDEs) have become critical affecting both device-level and circuit-level performance. In this brief, we report an impact study of LDEs on 14-nm FinFET combinational standard cells to facilitate the process of design-technology co-optimization (DTCO). Focusing on the poly pitch, cut poly effect, oxide spacing effect, and cell height, improvement in speed and power consumption of typical 14-nm FinFET combinational standard cells has been achieved. Seven standard cell libraries are further designed and constructed based on the LDE study, enabling comprehensive applications with different performance, power and area (PPA) preference. Such DTCO and demonstrated experimental results can be attractive in future customized designs employing the enriched standard cell libraries at advanced technology nodes.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
