Abstract
Parametric analytical studies are conducted to investigate whether the reliability of flip-chip solder interconnects are affected by inhomogeneities in the underfill, such as settling of the filler particles. The property gradation caused by filler settling is modeled with a micromechanics formulation. The predicted property gradients are then utilized in a finite element simulation of the flip-chip assembly, to assess the impact on solder interconnect reliability.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.