Abstract

In this paper we outline the effects on the memory window of the programming method and pulse width and of the temperature, in Cu/Al2O3-based CBRAM targeting a 10-μA current regime. Despite its large median value, the overall HRS/LRS ratio in these devices can be drastically reduced due to the LRS and HRS dispersion and to the instability of the resistive states over time, especially in a low-current regime. For this reason, in this study we adopt a statistical approach, focusing on the tails of the cumulative distribution Function (CDF). We compare different verify-based algorithms to force an initial tail-to-tail (1st percentile of CDF) resistive window, demonstrating that, in order to reduce the total programming time, a complete Write/Erase cycle must be performed at each verify attempt. We also prove that the stability of the programmed LRS/HRS states is strongly influenced by the external temperature and that it is affected by the programming pulse width (PW) used in the algorithm, likely driving the diffusion processes that originate the state degradation. Selecting the appropriate PW, no overlap of the LRS and HRS distributions is observed after 1week at room temperature.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.