Abstract
An image processing system is described using digital signal processors to perform pixel level data processing at maximum speed. The system is based on the VMEbus and consists on a number of modules working under the control of a host computer. Images are digitized by an acquisition module and transmitted to several processing modules by an interconnecting video bus. Each processing module operates on a region of the image implementing in this way a SIMD computing architecture. Finally an image acquisition and processing module is discussed which is being developed around a very recent 32-bit signal processor.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
