Abstract

We discuss influences of the metallization / passivation stack on the 30 nm thick gate oxide of a trench DMOS. A variation in the metallization stack directly influences the gate oxide lifetime, but also the transfer characteristics of the device and the interface trap density revealed by charge-pumping measurements. Surprisingly, a better anneal of the Si-SiO2 interface and the bulk-oxide, resulting in a smaller measured interface-trap density on virgin wafers, implies a reduced GOX reliability. These effects are attributed to the release of reactive hydrogen from PECVD deposited silicon-nitride layers.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.