Abstract
In this paper we present an efficient design for self-checking fast adders data paths. We investigate the implementation of concurrent error detection fast adders: carry look-ahead, Carry skip, Carry-select and Conditional-Sum adders. To achieve a low overhead, low power design, we use hybrid-CMOS logic style and combine Conventional CMOS and CMOS Pass transistor Logic (CPL). The proposed schemes are Totally Self-Checking (TSC). They are fully differential and checked by dual-rail and parity codes.
Highlights
Addition is one of the most fundamental operations for digital computations
Interest in on-line error detection continues to grow as VLSI circuits increase in complexity
It presents a Self-Checking (SC) fast adder based on a CMOS pass transistor differential XOR [1]
Summary
Addition is one of the most fundamental operations for digital computations. On-line error detection provides an opportunity for self-diagnosis and self-correction within a circuit design. This work deals with design of fast self-checking adders’ data paths. It presents a Self-Checking (SC) fast adder based on a CMOS pass transistor differential XOR [1]. The proposed schema is a design using hybrid-CMOS logic style combining Complementary pass-transistor logic (CPL) and complementary CMOS. It presents a self checking fast adder based on the use of double-rail and parity encoding to achieve the totally self checking goal
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.