Abstract
A correlation between latchup conditions induced by injection at standard qualification latchup test and by system-level ESD pulsed current is studied. Through comparison of the standard test and TLP regimes the initial insight about latchup prevention layout spacing rules to withstand the ESD pulse injection conditions is obtained. The cases of low and high side HV pocket-to-pocket transient latchup conditions are also compared.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
