Abstract
High Q on-chip inductors and low loss on-chip interconnects and transmission lines are an important roadblock for the further development of Si-based technologies at RF and microwave frequencies. In this paper, inductors are realised on 20 /spl Omega/.cm Si wafers using thin-film Wafer-Level Packaging (WLP) technology: two low K benzo-cyclobutene (BCB, /spl epsiv//sub r/=2.65) dielectric layers and a thick Cu interconnect layer are deposited on floating Si substrates. Inductors with 5/spl mu/m minimum lines and spaces are demonstrated for a 5/spl mu/m thick Cu layer, hereby leading to very compact and high performance inductors: maximum Q-factors of 25 have been obtained for inductances in the range of 1 to 5 nH. It is shown how Q-factor and resonance frequency vary as a function of the inductor layout parameters and the thickness of the BCB and Cu layers. The realised 50 /spl Omega/ CPW lines (lateral dimension of 40 /spl mu/m) have a measured loss of only 0.2 dB/mm@25 GHz. A good agreement between measured and simulated performance has been obtained.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.