Abstract
This short note describes a new high performance combined division/square root unit. The architecture is based on a pipelined cellular array. Carry select adders are used in order to improve performance. The proposed implementation avoids latency cycles during operation mode changes. Moreover, nonredundant arithmetic is used and, therefore, no additional conversion circuitry is required.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
