Abstract
The proposed multi-pass algorithm is used to enhance the apparent conversion rate despite of the relatively low real-time sampling rate of the original A/D converter. Except a simple RC average circuit for delta-sigma D/A conversion and a comparator with sampling/hold for A/D conversion, the whole system is built in a single FPGA chip, including the DOS-type AWG, delta-sigma D/A converter, SAR A/D converter, TDC module, ADPLL module, DLL phase/time shifter, and data memory controller. This all digital-type design can be implemented into an ASIC or SoRC chip, and utilized as an economic and effective method to capture high bandwidth periodic signals.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
