Abstract
In this paper we designed a low power and high speed phase detector using the positive edge triggered D flip flop. the proposed architecture consists of the 16 number of transistors and it consumes the very less power 10.25uw with the phase noise -150.45db respectively with offset frequency of 1Mhz. The circuit also tested the different corners in order to analyse the reliability of the circuit(TT,FF,SS.SF,FS) respectively.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.