Abstract
The limiting factors in the performance of power MOSFET's are discussed in response to a previously published paper [1]. The limitations of diffused guard rings, use of SIPOS, R ON and switching response are noted. Calculated R ON and measured data are presented for VMOS and DMOS designs, which indicate the advantage of DMOS.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
