Abstract
AbstractIn high performance data center networks, switching the data from source node to destination node needs a proper signal processing to decode the address bits and switch the data and to avoid contention. In this article, we propose the hardware design for switching the data from one node to other bi‐directionally. The design is verified in an experimental test bed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
