Guest Editors' Introduction: Multicore SoC Validation with Transaction-Level Models

Abstract

This issue of IEEE Design and Test presents four special-theme articles that highlight challenges and recent trends of multicore architecture validation using transaction-level models. The articles cover theoretical as well as practical aspects related to high-level validation including transaction-level modeling of multicore architectures, validation, and debug of TLM models, and industrial case studies.