Abstract
This paper presents a case for using automatically generated transaction level models (TLMs) for high level design. The inputs to automatic TLM generation are application C tasks mapped to processing units in the platform. Based on the mapping, the basic blocks in the C tasks are analyzed and annotated with estimated delays. The delay-annotated C code is linked with a SystemC model of the platform's communication architecture to generate the TLM. The TLM is compiled and executed natively on the host machine, making it much faster than conventional cycle accurate models. TLMs for industrial scale designs such as MP3 decoder have been shown to simulate in seconds, compared to 3-4 hrs of instruction set simulation (ISS) and 15-18 hrs of RTL simulation. Timing estimation error over board simulation has been shown to be less than 15%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
