Abstract

It is known that the surface potential of an IGFET can be raised to high levels by reverse-bias pulsing its source and drain. This high surface potential is contingent upon both punchthrough and avalanche injection of majority carriers into the surface region. Erase of some multilayer charge storage memory cells is accomplished using such an avalanche punchthrough erase (APTE) operation. In this paper the maximum surface potential achievable in this manner is assessed for a variety of geometries. The calculation is based upon a Fourier sine transform solution of Poisson's equation, coupled with the sampling theorem for spatially localized functions. The depletion width is determined self-consistently and is found to vary from a minimum value at mid-channel to a maximum value at the channel ends. It is found that the maximum surface potential is achieved for devices whose junction depth is comparable to or greater than the channel length. Under these conditions the surface potential can be as large as the reverse bias less the punchthrough voltage. To avoid serious short-channel behavior during normal read operations, it is suggested that the condition <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">Nl^{2} &gt; 2V_{D}k\isin_{0}/e</tex> be observed, where <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">N</tex> = doping level/cm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sup> , <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">l</tex> = half channel length, V <inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">D</inf> = drain voltage during read, K = dielectric constant of semiconductor, ∈ <inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0</inf> = permittivity of free space, <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">e</tex> = electronic charge. Thus for a 2-µm channel length we recommend a junction depth ≥2 µm, and a doping level ≈6.5 × 10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">15</sup> /cm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sup> for a memory cell which is to use APTE and a read voltage <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">V_{D} \simeq 5</tex> V.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.