Abstract

We demonstrate the first GaN vertical transistor on silicon, based on a 6.7- $\mu \text{m}$ -thick n-p-n heterostructure grown on 6-inch silicon substrate by metal organic chemical-vapor deposition. The devices consist of trench-gate quasi-vertical metal–oxide–semiconductor field-effect transistors with a 4- $\mu \text{m}$ -thick drift layer, exhibiting enhancement-mode operation with a threshold voltage of 6.3V and an ON/OFF ratio of over 108. A high OFF-state breakdown voltage of 645 V along with a specific ON-resistance of $6.8~\textsf {m}\Omega \cdot \textsf {cm}^{{\textsf {2}}}$ were achieved thanks to the high-quality 4- $\mu \text{m}$ -thick GaN drift layer, presenting a relatively low defect density and very high electron mobility (720 cm $^{{\textsf {2}}}/\textsf {V}\cdot \textsf {s}$ ). This excellent performance represents a major step toward the realization of high-performance GaN vertical power transistors on low-cost silicon substrates.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.