Abstract
A new GaAs logic style is proposed, one which uses current as the signal processing parameter. Built around a current mirror, this direct-coupled FET logic (DCFL) analogue, dubbed pseudo-current-mode logic (PCML), features a power-delay product of 83 fJ and rail-to-rail logic swing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
