Abstract
An incoherent subsampling scheme for on-chip measurement of high-speed clock jitter and skew is presented. A simple inverter-based ring oscillator with frequency selection multiplexers is used to generate uniform and uncorrelated sampling events when binned in the unit period of the clock. The measurement results are directly reflected in the on-chip counters which are proportional to the injected jitter and skew. The measurement errors can be reduced with increasing sampling numbers. Theories of ring oscillator period suitability, sampling number requirement and jitter measurement are analyzed in detail. Behavioral simulations using MATLAB are performed to verify the proposed theories. The measurement circuit is implemented using a 55 nm CMOS process and the maximum measurement errors in skew mode and jitter mode from SPICE simulations are 0.121ps and 0.123 ps, respectively. The implemented measurement circuit has good immunity to PVT variations after proper tuning and the influence of supply noise is also investigated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
