Abstract
This article presents a fully-integrated CMOS output-capacitorless low-dropout voltage regulator (LDO). A capacitor multiplier based on a current-mode amplifier is embedded into the error amplifier of the aforementioned LDO to simultaneously enhance the dynamic specifications to load variations, stability by pole splitting, and power saving. The proposed LDO topology is designed and post simulated using a 0.35 μm CMOS process to deliver a load current between 0-100 mA. The dropout voltage of the LDO is set to 200 mV for 2-3.5 V input voltage. A final benchmark comparison considering all relevant performance metrics is presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
