Abstract
A prospective substitute for conventional CMOS is adiabatic logic, which can be used to build low-power electronics. By ensuring a constant low drop in energy over electrically conductive objects, adiabatic logic architectures reduce energy loss. While all families of adiabatic logic rely on an intermittent ramp voltage source, standard logic in CMOS charges the load capacitance using a constant voltage source. Based on a 1-bit complete adder circuit complementarity in energy paths and adiabatic reasoning was designed virtually and tested experimentally. The suggested cadence in 180nm technology has been simulated investigated, and it has been performing contrasted with that of the traditional whole CMOS circuit. When compared to the conventional The CEPAL-based complete adder circuit, which is based on CMOS technology, displays at a frequency of 100MHz and an operating voltage of 1.8V, there is a 70% energy reduction.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Communication Engineering and VLSI Design
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
