Abstract
Spintronics is one of the growing research areas which has the capability to overcome the issues of static power dissipation and volatility suffered by the complementary metal-oxide-semiconductor (CMOS) industry. Magnetic tunnel junction (MTJ), one of the prominent spintronic devices, is not only used to develop the fully non-volatile-logic (NV-L) but combines magnetism and electronics to develop next-generation NV-memory (NV-M) and hybrid CMOS/MTJ circuits. To be specific towards hybrid CMOS/MTJ circuits, the fabrication of first hybrid full-adder in 2009, fabrication of MTJ based 240-tile NV-field programmable gate array (NV-FPGA) chip in 2013, fabrication of a 3000-6-input-LUTs based NV-FPGA chip in 2015, fabrication of MTJ based NV-logic-in-memory-large scale integration (NV-LIM-LSI) in 2017 and recently the fabrication of a full hybrid magnetic/CMOS System on Chip (SoC) under EU GREAT Project in 2019 has strengthened the belief and motivated the researcher to be continued in this domain. This review article aims to provide the complete design flow of hybrid CMOS/MTJ circuits developed using one of the fab compatible MTJ spintronic devices and its integration with conventional CMOS logic. The broad coverage of the article is MTJ construction, its switching mechanisms, a brief history of various compact models, reliability issues, and the concept of logic-in-memory (LIM) architecture. Finally, the article concludes with the challenges and future prospects of hybrid CMOS/MTJ circuits, which will motivate people in academia to cultivate research in this domain and industry to realize the prototype for a wide range of potential applications.
Highlights
As the technology node shrinks below 45 nm, power dissipation and performance become two major concerns for the generation computing system [1]
Similar concern related to power dissipation was reported in a recent report by the semiconductor industry association [5] by stating that if we follow the same way of computing by bit ‘0’ and ‘1’, we will not have the capability to power all the machines around the globe by 2040
Due to its inherent nature of nonvolatility and the different resistance value for both P and AP states, an Magnetic tunnel junction (MTJ) is used for input logic variable and store the data for a longer period even if the power is switched off
Summary
As the technology node shrinks below 45 nm, power dissipation and performance become two major concerns for the generation computing system [1]. Carbon nanotube field-effect transistor (CNTFET) is another feasible nano-device similar in structure and successor of complementary metal-oxidesemiconductor (CMOS) technology. It has higher performance, transconductance, and lower power consumption than conventional CMOS technology. Similar concern related to power dissipation was reported in a recent report by the semiconductor industry association [5] by stating that if we follow the same way of computing by bit ‘0’ and ‘1’ (which need absolute minimum energy suggested by Rolf Landauer [6] in IBM Lab in 1961), we will not have the capability to power all the machines around the globe by 2040.
Sign-in/Register to view highlights & summary Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
