Abstract
FPGA Implementation of Variable Step Power Inversion Array for BeiDou Receiver
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE access : practical innovations, open solutions
Paper Title
Journal
Date
