Abstract
We report a hardware implementation of stochastic flash A-to-D converter (SFADC) with dynamic element matching (DEM) technique. For fast prototyping, the SFADC hardware was implemented on an FPGA board with 64 on-chip inverters using as comparators. The DEM circuit is implemented by analog multiplexer, which is put in front of the main SFADC. Measured histogram of comparator offset voltage resembles the normal distribution, but actually it is not, according to χ2 test result for 5% p-value. However, the linearization and DEM works nicely and SFDR is improved more than 5 dB by proposed SFADC with DEM, even for non-normal distribution.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
