Abstract
Depth estimation is a common task in stereo vision system and usually requires a high computational effort. High resolution images offer more details compared to low resolution images and high resolution depth maps are necessary to provide a good image quality on autostereoscopic displays which deliver stereo content without the need for 3D glasses. In this paper, a FPGA architecture for depth estimation is proposed, that is capable of processing full HD content with processing speed of 125fps and a disparity search range of 240 pixels. The resulting architecture is efficient in terms of power consumption and overall performance improvement.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
