Abstract
An approach to specify a RTL-level system using Projection Temporal Logic (PTL) is proposed in this paper. With this approach, a digital system described with Register Transfer Language can be translated into PTL formulae, and properties of the system can be specified by PTL either. Then MSVL(Modeling, Simulation and Verification Language) can be used for detecting the error of the design formally.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
