Abstract
A novel idea that using dynamic threshold voltage metal-oxide-semiconductor (DTMOS) to suppress the fringing-induced barrier-lowing (FIBL) effect caused by application of high-k gate dielectrics into MOSFET is proposed in this paper. The performance of DTMOS is compared with the conventional MOSFET with high-k gate dielectrics. It is shown that with high-k gate dielectrics introduced into MOSFET, using DTMOS structure can not only retain its good subthreshold and output characteristics resulted from dynamic threshold voltage, but also suppress FIBL effect caused by application of the high-k gate dielectrics and can get better short-channel performance. Devices with different channel doping profile and smaller size are also simulated. Simulated results show that the above mentioned advantages are still remained.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
