Abstract
MOS structures based on p-and n-type silicon and subjected to the effect of voltages of both polarities with a magnitude as large as 70 V are studied. In all cases, an increase in the effective positive charge at the Si/SiO2 boundary was observed. In the case of structures with p-Si, a steplike increase in the high-frequency capacitance in the inversion region at some value of the threshold voltage was observed. The increase in the capacitance and the threshold voltage were governed by the value of the effective charge and the area of the gate of the structure. The observed effect is accounted for by lateral diffusion of free electrons accumulated in the semiconductor in the vicinity of the gate contact. After completion of the effect of the voltage on the structures, the capacitance-voltage characteristics were recovered to the state close to the initial state in the relaxation time characteristic of reverse drift of ions and emission of charge carriers by tunneling from “slow” traps in the vicinity of the Si/SiO2 interface.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.