Abstract
ABSTRACT In this work, 5-level modified T-type and modified Packed-U-Cell (PUC) multilevel inverter (MLI) topologies are designed with reduced device count for the reliability analysis of the MLI under faulty conditions. This work aims to incorporate the fault either by loss of an individual switch or due to the loss of a single h-bridge leg. Also, the proposed T-type and PUC inverter have an inherent self-voltage balancing capability that reduces the complexity and enhances the circuit’s reliability. First, the proposed topologies are simulated using Matlab/Simulink environment, and the results obtained are then compared with the conventional MLI. Finally, both MLIs are experimentally tested on a laboratory prototype as a proof of concept to validate the analytical developments.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
