Abstract
We present a 64-channel front-end amplifier/comparator test chip optimised for readout of silicon strip detectors at LHC experiments. The chip has been implemented in radiation tolerant 0.25 μm CMOS technology. Optimisation of the front-end amplifier and critical design issues are discussed. The performance of the chip has been evaluated in detail before and after X-ray irradiation. The basic electrical parameters of the front-end chip like shaping time, noise and comparator matching meet the requirements for fast binary readout of long silicon strips in the LHC experiments.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
